Abstract
Introduction
The ability to compute numerical functions at a high speed is important in many applications, including 3D computer graphics and digital signal processing [11] . However, most existing methods are intended only for onevariable functions [4, 9, [13] [14] [15] [16] , and only a few methods exist for multi-variable functions [5, 6, 17] . Since these papers [5, 6, 17] present hardwares dedicated to specific functions, different functions need different design methods. As far as we know, systematic design method for generic multivariable functions has never been presented.
A straightforward design method for arbitrary multivariable function is to use a single memory in which the address is a combination of values of variables and the content of that address is the corresponding value of function. This method is fast, but requires a 2 mn -word memory to implement an m-variable function with n bits for each variable. Even for small m and n, this method is impractical because of large memory size.
To produce a practical implementation, multi-variable functions are often designed using combination of onevariable function generators, multipliers, and adders [5, 6] . This design method reduces the required memory size. However, depending on the function implemented, it can produce a slow implementation because of its complicated hardware architecture. Also, complicated hardware architecture makes error analysis harder. That is, guaranteeing output accuracy becomes harder.
This paper proposes a systematic design method for twovariable functions. Since our design method is based on a piecewise polynomial approximation, hardware architectures are simple even for complicated functions. To approximate a given function using piecewise polynomials, this paper introduces two planar segmentation algorithms that partition a given domain of two-variable function efficiently. This paper also introduces two programmable architectures that can realize a wide range of two-variable functions.
The rest of this paper is organized as follows: Section 2 introduces a number representation and the decision diagrams used in this paper. Section 3 presents two planar segmentation algorithms. Section 4 presents two architectures for two-variable functions. Section 5 evaluates performance of our segmentation algorithms and architectures for specific two-variable functions. And, Section 6 concludes the paper. Error analysis for our NFGs is omitted because it is the almost same as [12, 15] . [2, 10] [3] is an extension of a BDD, that represents an integer-valued function: {0, 1} n → Z, where Z is a finite set of integers. In the MTBDD, the terminal nodes are labeled by the values of Z. [7, 8] Fig. 1 Fig. 1(a) . In Fig. 1 
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Piecewise Polynomial Approximation Based on Planar Segmentation
Planar Segmentation Problem
To approximate a given two-variable function by piecewise polynomials, we need to partition a given domain of the function into segments. The domain of a two-variable function consists of planar segments, and requires a planar segmentation algorithm. The memory size and speed of an NFG are strongly dependent on the efficiency of the segmentation algorithm. Thus, effective planar segmentation algorithms are important to design fast and compact NFGs. To produce an optimum segmentation, we consider the fol- 
Step:
Compute the maximum positive error
Compute the maximum negative error
Repeat Steps 1, 2,... ,6 for each new segment recursively, until the maximum approximation errors are smaller than ε a in all segments. lowing:
1. number of words in the coefficients memory, which is the number of segments, and 2. complexity of the segment index encoder, which maps values of X and Y to a segment number.
Fewer segments are preferred because the number of segments directly affects memory size of the NFG. The complexity of the segment index encoder is also important.
Even if the number of segments is minimum, a large NFG is produced if the segment index encoder is very large. Especially, planar segmentations tend to require significantly more complex segment index encoders than linear segmentations. Thus, planar segmentation algorithms considering these two parameters are essential to the design of fast and compact NFGs. Also, the complexity of segmentation algorithms should be considered in order to reduce design time.
The next subsection presents two heuristic planar segmentation algorithms.
Planar Segmentation Algorithms
We first present a recursive planar segmentation algorithm to reduce the hardware complexity of both the coefficients memory (the number of segments) and the segment index encoder.
We provide a geometric explanation for piecewise planar (1st-order) polynomial approximation. Approximating a two-variable function is accomplished with parallelograms that project onto squares on the X-Y plane. First, a (large) single parallelogram is used to approximate the entire given function. It projects onto the X-Y plane as a square with corners at
, and (X e ,Y e ), where X e − X b = Y e − Y b . The parallelogram's orientation and altitude are chosen to minimize the maximum error. If this maximum error exceeds the given acceptable error, the following process is repeated. The projected square is divided into four squares each one fourth the area of the original square. This square is said to be quadsected. In each of the four sections, a parallelogram is determined that approximates the function with the smallest maximum error. If that error exceeds the given acceptable error, that square is quadsected, and the process repeated. The process stops when all square areas are approximated by a parallelogram to within the given acceptable error. It follows that, in areas where the function varies rapidly, small squares are used, and, in areas where the function is nearly planar, large squares are used. 
where Next, we present the planar uniform segmentation algorithm. Since the recursive planar segmentation algorithm produces non-uniform segmentation, the segment index encoder is needed to compute a segment number from values of X and Y . However, in a uniform segmentation where the number of segments is a power of 2, the segment index encoder is not necessary because a segment number is obtained by the most significant bits of X and Y (see Fig. 3(b) ). This eliminates the delay of the segment index encoder, and produces fast NFGs. To produce uniform segmentation, we begin by finding the smallest square segment needed to achieve the acceptable approximation error using the recursive segmentation algorithm shown in Fig. 2 . Then, we partition a given domain into square segments with the same size as the smallest segment.
Architectures for Two-Variable Numerical Function Generators
Architectures Based on Recursive and Uniform Segmentations
For each segment {[B x , E x ), [B y , E y )} produced by a planar segmentation algorithm, we compute the approximation to f (X,Y ) as a polynomial P(X,Y ) that is a Taylor expansion with a correction value. Expanding and rearranging the polynomial yields
Fig . 3 shows two architectures for two-variable NFGs realizing (1) which use piecewise planar approximation (only
(a) Segment index function. the first three terms of (1)). Expanding these architectures to a polynomial approximation with higher degree is straightforward. Fig. 3 (a) and (b) show architectures based on recursive segmentation and uniform segmentations, respectively. The segment index encoder converts values of X and Y into a segment number. This, in turn, is applied as the address input of the Coefficients Memory. The coefficients are applied to adders and multipliers to form the polynomial value P(X,Y ). Note that Fig. 3(a) uses bitwise ANDs to compute X − B x and Y − B y . In recursive segmentation, we can realize X − B x and Y − B y using AND gates driven on one side by B x and B y , respectively [13] . Note that Fig. 3(b) has neither a segment index encoder nor bitwise ANDs. In uniform segmentation, the segment index encoder and bitwise ANDs are not necessary because a segment number, X − B x , and Y − B y are obtained by the most significant bits and the least significant bits of X and Y , respectively. Since modern FPGAs have logic elements, synchronous memory blocks, and dedicated multipliers, these architectures are efficiently implemented by those hardware resources in an FPGA.
Architecture and Design Method for Segment Index Encoder
The segment index encoder realizes the segment index function: {0, 1} n × {0, 1} n → {0, 1,...,k − 1} shown in Fig. 4(a) , where X and Y have n bits, and k denotes the number of segments. We realize this function with the architecture shown in Fig. 4(b) . In this architecture, the interconnecting lines between adjacent LUT memories determine the position in the EVBDD (labeled rails), and the outputs from each LUT memory to the adders tally the function value (labeled Arails). Consider the design of the LUT cascade and adders in Fig. 4(b) , given the segmentation produced in Fig. 2 .
We begin by representing the segment index function using an MTBDD. Fig. 5 illustrates the relationship between recursive segmentation and MTBDDs. Then, we convert the MTBDD into an EVBDD. By decomposing the EVBDD, as shown in Fig. 6 , we obtain the architecture in Fig. 4(b) . In Fig. 6 , the column labeled as 'r i ' in the table of each LUT memory denotes the rails that represent subfunctions in the EVBDD. And, the column 'a i ' in Fig. 6 denotes the Arails that represent the sum of weights of edges. In the EVBDD, "(a i , r i )" assigned to edges that cut across the horizontal lines represents the sum of weights and subfunctions, respectively. For more detail on this architecture, see [13] . In this architecture, the size of LUT memories realizing the recursive segmentation depends on the number of segments. Specifically, Fig. 4(b) with at most log 2 k rails and log 2 k Arails, where k is the number of segments.
Theorem 1 Let seg f unc(X,Y ) be a segment index function obtained by a recursive planar segmentation. The segment index function can be realized by the segment index encoder shown in
Proof: See Appendix. In our architectures, the coefficients memory and the LUT memories of the segment index encoder are implemented by embedded RAMs (e.g. M4Ks in Altera FPGAs). Thus, by changing the data for the coefficients memory and the LUT memories, a wide class of two-variable functions can be realized by a single architecture. Since just changing the RAM data can switch functions, we can switch functions without reprogramming the FPGA. 
Experimental Results
Number of Segments and Computation
Time for Algorithms Table 1 shows the number of segments produced by the two segmentation algorithms presented in Section 3, and their computation time for various functions [1] . These segments are required to approximate two-variable functions by planar (1st-order) polynomials. In this table, WaveRings, Gaussian, and Beta are defined as: Table 1 shows that, for all functions except sin(πXY ), the recursive segmentation algorithm produces many fewer segments than the uniform segmentation algorithm. Especially, for higher accuracy, the number of segments needed in recursive segmentation is only a few percent of the number of segments needed in uniform segmentation. For sin(πXY ), the additional segments needed in uniform segmentation are not so large even for higher accuracy. This means that, for this function, the uniform segmentation method also produces an NFG with reasonable size. In addition, Table 1 shows that both algorithms produce segments with small CPU time. Such quick segmentation is useful to reduce design time for NFGs. Table 2 compares total memory sizes needed for NFGs based on the two planar approximation architectures shown in Fig. 3 . Note that the NFGs based on recursive segmentation have two kinds of memories: coefficients memory and LUT memory, and thus their memory size is the sum of the coefficients memory size and the LUT memory sizes. Table 2 shows that, for all functions, NFGs based on recursive segmentation require smaller memory size than NFGs based on uniform segmentation, even though NFGs based on recursive segmentation have a segment index encoder. For example, for XY / √ X 2 + Y 2 , the 12-bit accuracy NFG using recursive segmentation requires only 0.6% of memory required by uniform segmentation.
Memory Sizes Needed for Numerical Function Generators
To understand the relation between memory size and accuracy, we designed NFGs for XY / √ X 2 + Y 2 with various accuracies. Fig. 7 plots memory sizes of the NFGs for 4 to 16-bit accuracies. There are three curves:
1. a single look-up table in which the values assigned to X and Y form an address and the contents of that address is f (X,Y ), 2. NFG with recursive non-uniform segmentation, and 3. NFG with uniform segmentation.
Interestingly, for this function, the memory size of the NFGs based on uniform segmentation increases in the same way as memory size of a single look-up table. On the other hand, the memory size of the NFGs based on recursive segmentation increases much more slowly than the other two. For 16-bit accuracy, the memory size of the NFG based on recursive segmentation is only 0.09% of that of the NFG based on uniform segmentation.
FPGA Implementation Results
We implemented 8-bit accuracy NFGs based on the two architectures using the Altera Stratix FPGA (EP1S10F484C7). Table 3 compares the FPGA implementation results of the two architectures. In this table, the columns "Delay" show the total delay time of each NFG from the input to the output, in nanoseconds.
The NFGs based on uniform segmentation require fewer pipeline stages and have shorter delay than the recursive segmentation because they have no segment index encoder. However, for four functions, the NFGs based on uniform segmentation are not so easily implemented in an FPGA due to excessive memory size. Table 3 shows that they cannot be mapped into the FPGA due to insufficient memory blocks. Note that NFGs that have only one pipeline stage in Table 3 are realized with a single look-up table due to the excessively many segments. On the other hand, for all functions, the NFGs based on recursive segmentation achieve high operating frequency.
It is important to note that certain two-variable functions can be designed using 1. one-variable NFGs and 2. basic operations like addition and multiplication. For example, the first function in Table 1 , sin(πX) ln(Y ), can be designed using two one-variable NFGs, one realizing sin(πX) and the other realizing ln(Y ). The outputs are then multiplied together to realize the two-variable function. We are then interested in the complexity of this realization compared to the direct two-variable NFG design discussed earlier.
To understand the relative merits of using one versus two-variable NFGs, we implemented the following three functions from which is based on linear approximation and non-uniform segment lengths. Table 4 shows the results.
Except for sin(πX) ln(Y ), the direct two-variable NFG implementation requires fewer logic elements (LEs) and DSPs than the one-variable implementation. Also, except for sin(πX) ln(Y ), the direct two-variable implementations have shorter delay. For XY / √ X 2 + Y 2 and WaveRings, the delays of the two-variable implementations are only 39% and 73% of those of the one-variable implementations, respectively. Especially, in the case of XY / √ X 2 + Y 2 , both complexity and delay of the two-variable NFG are significantly less than the one-variable NFG implementation. For example, the X in the denominator, must be squared, added to Y 2 , the reciprocal square root taken, and then multiplied by XY . This incurs a significant complexity and speed penalty.
From these results, we can see that by designing twovariable functions using one-variable NFGs, the required memory size can be reduced significantly. However, depending on functions, it can produce a slow implementation because of additional logic such as multipliers. Also, com-plicated hardware architecture using one-variable NFGs makes error analysis harder, and it is harder to guarantee output accuracy. This increases design time.
Concluding Remarks
We have proposed a design method and programmable architectures for numerical function generators of twovariable functions. To realize a two-variable function in hardware, we partition the given domain of the function into segments, and approximate the given function by a polynomial in each segment. In this paper, we presented two planar segmentation algorithms which partition a given domain of two-variable function efficiently. To the best of our knowledge, this is the first systematic design method based on piecewise polynomial approximation for two-variable functions. Experimental results show that for a complicated function, our automatically generated NFG achieves higher performance than manually designed NFG.
The algorithms and architectures presented in this paper can be easily extended to functions with three or more variables.
